

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of:	)	
	)	
Tatsuhiko SHIRAKAWA et al.	)	
	)	Group Art Unit: <b>Not Yet Assigned</b>
Serial No.: <b>Not Yet Assigned</b>	)	
	)	Examiner: <b>Not Yet Assigned</b>
Filed: <b>March 10, 2004</b>	)	
	)	
For: <b>SEMICONDUCTOR DEVICE AND</b>	)	
<b>MANUFACTURING METHOD FOR THE SAME</b>	)	

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Sir:

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. § 1.97(b)**

Pursuant to 37 C.F.R. §§1.56 and 1.97(b), applicants bring to the Examiner's attention the documents listed on attached Form PTO-1449. Copies of the listed documents are attached. Applicants respectfully request that the Examiner consider the documents listed on attached Form PTO-1449 and indicate that they were considered by making an appropriate notation on this form. This Information Disclosure Statement is being filed with the above-referenced application.

The following are listed on the accompanying PTO-1449 and are in a non-English language:

1. Japanese Patent Publication No. 07-115112 - discloses an electronic circuit is not necessary to have measurement's pad of wiring. The relevance of this document is also discussed at page 1 of the specification of the present application.

2. Japanese Patent Publication No. 09-129673 - discloses a manufacture cost is reduced by using the conventional manufacture line for QTP and semiconductor equipment

which can raise the yield by testing without giving a damage to a solder ball. The relevance of this document is also discussed at page 1 of the specification of the present application.

3. Japanese Patent Publication No. 08-070024 - The relevance of this document is also discussed at page 1 of the specification of the present application.

Also, an English language abstract of each document is enclosed.

This submission does not represent that a search has been made or that no better art exists and does not constitute an admission that each or all of the listed documents are material or constitute "prior art." If the Examiner applies any of the documents as prior art against any claim in the application and applicants determine that the cited documents do not constitute "prior art" under United States law, applicants reserve the right to present to the Office the relevant facts and law regarding the appropriate status of such documents. Applicants further reserve the right to take appropriate action to establish the patentability of the disclosed invention over the listed documents, should one or more of the documents be applied against the claims of the present application.

If there is any fee due in connection with the filing of this Statement, please charge the fee to our Deposit Account No. 06-0916.

Respectfully submitted,

FINNEGAN, HENDERSON, FARABOW,  
GARRETT & DUNNER, L.L.P.

Dated: March 10, 2004

By: 

Richard V. Burgujian  
Reg. No. 31,744

Enclosures  
RVB/FPD/sci

## INFORMATION DISCLOSURE CITATION

Atty. Docket No.	04329.3266	Serial No.	Not Yet Assigned
Applicants	Tatsuhiko SHIRAKAWA et al.		
Filing Date	March 10, 2004	Group:	Not Yet Assigned

U.S. PATENT DOCUMENTS							
Examiner Initial*		Document Number	Issue Date	Name	Class	Sub Class	Filing Date If Appropriate

FOREIGN PATENT DOCUMENTS							
		Document Number	Publication Date	Country	Class	Sub Class	Translation Yes or No
		07-115112	05/02/95	JAPAN			ABSTRACT
		09-129673	05/16/97	JAPAN			ABSTRACT
		08-070024	03/12/96	JAPAN			ABSTRACT

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)	

Examiner	Date Considered
*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.	
Form PTO 1449	Patent and Trademark Office - U.S. Department of Commerce